

Design and Implementation of Cascade H Bridge Multilevel Inverter

Praveen.B.R

Assistant Professor, Department of Electrical & Electronics Engineering
 Sai Vidya Institute of Technology, Bangalore- 560064.

praveen.br@saividya.ac.in

ABSTRACT: In this paper main focus is on the design and implementation of a new topology in a single phase seven level cascaded H-bridge multilevel inverter by using only a seven switches and two DC power source. The main objective of this paper is to increase number of levels with a low number of switches and sources at the output without adding any complexity to the power circuit. The main merit of the new topology is to reduce the lower total harmonic distortion, lower electromagnetic interference generation and high output voltage. In this paper, various carrier pulse width modulation techniques are proposed, which can minimize the total harmonic distortion and enhances the output voltages from proposed work of seven level inverter. The various switching topologies of single-phase seven level cascaded H-bridge multilevel inverters have been analyzed in this paper. The simulation is done by Mat Lab 8.0 version software. [1] The control signals for power electronic switches are provided using different pulse width modulation modulated technique. Harmonic analysis carried out using Mat Lab 8.0 version software .It is proved that proposed work of Single phase seven level multilevel cascade inverter output voltage total harmonics distortion is reduced and improve the efficiency of system compare with different topologies of single phase seven level multilevel cascade inverter.




Fig 1.1: Equivalent circuit of Cascaded Multilevel inverter¹.

This paper aims to extend the knowledge about the performance of five levels Cascaded H-Bridge MLI topology with DC/DC Boost Converter using SPWM for fixed DC Source. The output voltage is the sum of the voltage that is generated by each bridge. The switching angles can be chosen in such a way that the total harmonic distortion is minimized. This topology incorporates Boost Converter in the input side which magnifies the fundamental output voltage with reduction in total harmonic distortion.

It also incorporates LC filter and hence output is drawn near the sine wave because of more levels. The performance of the proposed SPWM strategy in terms of output voltage and THD has studied successfully and shown using MATLAB/Simulink. The design of the 7-level multilevel inverters seems to be better than the 9-level multilevel inverters. By increasing the number of levels, the cost and weight of the multilevel inverter will be increased. So this topology is well suited for industrial drives.

The multilevel inverter utilization has been increased since the last decade. These new type of inverters are suitable in various high voltage and high power applications due to their ability to synthesize waveforms with better harmonic spectrum and faithful output. This paper presents an asymmetrical seven level cascaded H-bridge multilevel inverter, using multicarrier pulse width modulation technique[2]. And also comparison is made between multicarrier pulse width modulation and the embedded mat lab function. This topology also reduces the number of switches and also the cost. From the results, the proposed inverter provides higher output quality with relatively lower power loss as compared to the other conventional inverters with the same output quality. [4] In this paper, the simulation results show that the total harmonic distortion is low for multicarrier modulation method. The total harmonic distortion can be further reduced by using filter circuit. This circuit also reduces the number of switches and sources.





Fig1.2 Conventional Cascaded Multilevel Inverter.²

2]Vinayaka B.C, S.Nagendra Prasad "Modeling and Design of Five Level Cascaded H-Bridge Multilevel Inverter with Dc/Dc Boost Converter" *Vinayaka B.C Int. Journal Of Engineering Research And Applications* ISSN: 2248-9622, Vol. 4, Issue 6(Versio 5), June 2014,

Introduction

Multilevel inverters have attracted much attention in high power electronics applications as the solution of needs for higher power ratings and the reduction of the output harmonic distortion, voltage stress (dv/dt) and EMI phenomenon. Multilevel began with the 3-level converter, then several be multilevel converter topologies[5] has been developed. Multi-level inverters provide more than 2 voltage levels. The basic principle of a multilevel inverter is to connect semiconductor switches in series so that the converter can operate with power ratings of several megavolt amperes and at medium voltage levels (1kv to 35kv) that exceed the individual switch voltage ratings. The output voltage waveform will be synthesized from several levels of capacitor voltage sources. As the number of levels increases, the obtained output waveform approaches the sinusoidal wave with less distortion, less switching frequency, higher efficiency etc...

Basic Principle of Operation






Fig 1.4 Cascaded Multilevel inverter

Cascaded Multilevel Inverter consist of series of H-bridge (Full Bridge) Inverter units. Each bridge will be fed from a separate DC source which may be obtained from batteries, fuel cells, or solar cells. The function of this multilevel inverter is to produce a desired voltage from several Separate Dc Sources (SDCSs). The ac terminal voltages of different level inverters are connected in series. This inverter does not require voltage-clamping diodes or voltage-balancing capacitors unlike in the diode-clamp or flying-capacitors inverter hence inverter has more advantages than other two types.




Fig 1.5 Conventional 7 Level Cascaded Multilevel Inverter

Mode of Operation

The Seven Level Cascaded Multilevel Inverter has seven mode of operation and they are as follows

1. Mode 0(0V_{dc})
2. Mode 1(1V_{dc})
3. Mode 2(2V_{dc})
4. Mode 3(3V_{dc})
5. Mode 4(-1V_{dc})
6. Mode 5(-2V_{dc})
7. Mode 6(-3V_{dc})

DESIGN AND SIMULATION OF ELECTRICAL CIRCUIT

In designing and simulation of electrical circuit there are 3 steps:

- ☐ Building electrical circuit with power library.
- ☐ Interfacing of electrical circuit with simulink.
- ☐ Measuring voltages and currents.




Fig 1.6 Simulation model of the single phase existing topology 5- level cascaded multilevel inverter.

The simulation model[8] of the single phase existing topology cascaded multilevel is shown in figure 1.6. The parameters of various stages of this simulation are:

- Supply voltage = 50V (DC).
- Load = 10KΩ.
- Output voltage peak to peak = $\pm 100V$ (AC).
- Operating frequency = 50Hz.
- MOSFET and internal diode are in parallel with a series R circuit. When the gate is supplied, MOSFET conducts and acts as resistance R_{on} .
- Logical parameters: AND Operator, NOR Operator.




Fig 1.7 Waveforms for Single Phase Existing Topology 5- Level Cascaded Multilevel Inverter.




Fig 1.8 represents the total harmonic distortion (%) of the single phase existing topology

REFERENCES

- [1]. M.Kavitha, A.Arunkumar, N.Gokulnath, S.Arun" New Cascaded H-Bridge Multilevel Inverter Topology With Reduced Number Of Switches And Sources" *Iosr Journals Of Electrical And Electronics Engineering* Issn: 2278-1676 Volume 2, Issue 6 (Sep-Oct. 2012), Pp 26-36

- [2]. Vinayaka B.C, S.Nagendra Prasad "Modeling and Design of Five Level Cascaded H-Bridge Multilevel Inverter with Dc/Dc Boost Converter" *Vinayaka B.C Int. Journal Of Engineering Research And Applications* ISSN: 2248-9622, Vol. 4, Issue 6 (Version 5), June 2014, pp.50-55
- [3]. P.Iraianbu, M. Sivakumar "A Single Dc Source Based Cascaded H-Bridge 5 Level Inverter" *International Journal of Innovative Research in Science, Engineering and Technology* ISSN (Online): 2319 – 8753 ISSN (Print): 2347 – 6710 Volume 3, Special Issue 1, February 2014
- [4]. Divya Subramanian, Rebiya Rashee " Five Level Cascaded H-Bridge Multilevel Inverter Using Multicarrier Pulse Width Modulation Technique" *International Journal of Engineering and Innovative Technology (IJEIT)* ISSN: 2277-3754 Volume 3, Issue 1, July 2013
- [5]. M.S. Sivagamasundari, Dr.P. Melba Mary "Analysis of Cascaded Five Level Multilevel Inverter Using Hybrid Pulse Width Modulation" *International Journal of Emerging Technology and Advanced Engineering* ISSN 2250-2459 Volume 3, Issue 4, April 2013
- [6]. Beser, E.Camur, S.Arifoglu, B. Beser, E.K.. -Design and application of a novel structure and topology for multilevel inverter in *Proc. IEEE SPEEDAM, Tenerife, Spain, 2008*, pp. 969 ~
- [7]. Tae-Jin Kim; Dae-Wook Kang; Yo-Han Lee; Dong-Seol Hyun. , -The analysis of conduction and switching losses in multi-level inverter system, in *Proc. IEEE Power Electron. Specialist conf, 2001*, vol. 3, pp. 1363 - 1368.
- [8]. M.E.Ahmed, S.Mekhilef, -Design and implementation of a multilevel three-Phase inverter with less switches and low output voltage distortion," *Journal of Power Electronics*, vol.9, no.4, pp.593~603, Jul. 2009.